Projects/AVRISP/AVRISP.txt

   1 /** \file
   2  *
   3  *  This file contains special DoxyGen information for the generation of the main page and other special
   4  *  documentation pages. It is not a project source file.
   5  */
   6
   7 /** \mainpage AVRISP MKII Programmer Project
   8  *
   9  *  \section SSec_Compat Demo Compatibility:
  10  *
  11  *  The following list indicates what microcontrollers are compatible with this demo.
  12  *
  13  *  - Series 7 USB AVRs
  14  *  - Series 6 USB AVRs
  15  *  - Series 4 USB AVRs
  16  *  - Series 2 USB AVRs
  17  *
  18  *  \section SSec_Info USB Information:
  19  *
  20  *  The following table gives a rundown of the USB utilization of this demo.
  21  *
  22  * <table>
  23  *  <tr>
  24  *   <td><b>USB Mode:</b></td>
  25  *   <td>Device</td>
  26  *  </tr>
  27  *  <tr>
  28  *   <td><b>USB Class:</b></td>
  29  *   <td>Vendor Specific Class</td>
  30  *  </tr>
  31  *  <tr>
  32  *   <td><b>USB Subclass:</b></td>
  33  *   <td>N/A</td>
  34  *  </tr>
  35  *  <tr>
  36  *   <td><b>Relevant Standards:</b></td>
  37  *   <td>Atmel AVRISP MKII Protocol Specification</td>
  38  *  </tr>
  39  *  <tr>
  40  *   <td><b>Usable Speeds:</b></td>
  41  *   <td>Full Speed Mode</td>
  42  *  </tr>
  43  * </table>
  44  *
  45  *  \section SSec_Description Project Description:
  46  *
  47  *  Firmware for an AVRStudio compatible AVRISP-MKII clone programmer. This project will enable the USB AVR series of
  48  *  microcontrollers to act as a clone of the official Atmel AVRISP-MKII programmer, usable within AVRStudio. In its
  49  *  most basic form, it allows for the programming of 5V AVRs from within AVRStudio with no special hardware other than
  50  *  the USB AVR and the parts needed for the USB interface. If the user desires, more advanced circuits incorporating
  51  *  level conversion can be made to allow for the programming of 3.3V AVR designs.
  52  *
  53  *  This device spoofs Atmel's official AVRISP-MKII device PID so that it remains compatible with Atmel's AVRISP-MKII
  54  *  drivers. When promted, direct your OS to install Atmel's AVRISP-MKII drivers provided with AVRStudio.
  55  *
  56  *  Note that this design currently has several limitations:
  57  *    - Minimum ISP target clock speed of 500KHz due to hardware SPI used
  58  *    - No reversed/shorted target connector detection and notification
  59  *
  60  *  On AVR models with an ADC converter, AVCC should be tied to 5V (e.g. VBUS) and the VTARGET_ADC_CHANNEL token should be
  61  *  set to an appropriate ADC channel number in the project makefile for VTARGET detection to operate correctly. On models
  62  *  without an ADC converter, VTARGET will report at a fixed 5V level.
  63  *
  64  *  When compiled for the XPLAIN board target, this will automatically configure itself for the correct connections to the
  65  *  XPLAIN's XMEGA AVR, and will enable only PDI programming support.
  66  *
  67  *
  68  *  Connections to the device for SPI programming (when enabled):
  69  *
  70  *  <table>
  71  *   <tr>
  72  *    <td><b>Programmer Pin:</b></td>
  73  *    <td><b>Target Device Pin:</b></td>
  74  *    <td><b>ISP 6 Pin Layout:</b></td>
  75  *   </tr>
  76  *   <tr>
  77  *    <td>MISO</td>
  78  *    <td>PDO</td>
  79  *    <td>1</td>
  80  *   </tr>
  81  *   <tr>
  82  *    <td>ADCx <b><sup>1</sup></b></td>
  83  *    <td>VTARGET</td>
  84  *    <td>2</td>
  85  *   </tr>
  86  *   <tr>
  87  *    <td>SCLK</td>
  88  *    <td>SCLK</td>
  89  *    <td>3</td>
  90  *   </tr>
  91  *   <tr>
  92  *    <td>MOSI</td>
  93  *    <td>PDI</td>
  94  *    <td>4</td>
  95  *   </tr>
  96  *   <tr>
  97  *    <td>PORTx.y <b><sup>2</sup></b></td>
  98  *    <td>/RESET</td>
  99  *    <td>5</td>
 100  *   </tr>
 101  *   <tr>
 102  *    <td>GND</td>
 103  *    <td>GND</td>
 104  *    <td>6</td>
 105  *   </tr>
 106  *  </table>
 107  *
 108  *  <b><sup>1</sup></b> <i>Optional, see \ref SSec_Options section - for USB AVRs with ADC modules only</i> \n
 109  *  <b><sup>2</sup></b> <i>See \ref SSec_Options section</i>
 110  *
 111  *
 112  *  Connections to the device for PDI programming<b><sup>1</sup></b> (when enabled):
 113  *
 114  *  <table>
 115  *   <tr>
 116  *    <td><b>Programmer Pin:</b></td>
 117  *    <td><b>Target Device Pin:</b></td>
 118  *    <td><b>PDI 6 Pin Layout:</b></td>
 119  *   </tr>
 120  *   <tr>
 121  *    <td>MISO</td>
 122  *    <td>DATA</td>
 123  *    <td>1</td>
 124  *   </tr>
 125  *   <tr>
 126  *    <td>ADCx <b><sup>1</sup></b></td>
 127  *    <td>VTARGET</td>
 128  *    <td>2</td>
 129  *   </tr>
 130  *   <tr>
 131  *    <td>N/A</td>
 132  *    <td>N/A</td>
 133  *    <td>3</td>
 134  *   </tr>
 135  *   <tr>
 136  *    <td>N/A</td>
 137  *    <td>N/A</td>
 138  *    <td>4</td>
 139  *   </tr>
 140  *   <tr>
 141  *    <td>PORTx.y <b><sup>2</sup></b></td>
 142  *    <td>CLOCK</td>
 143  *    <td>5</td>
 144  *   </tr>
 145  *   <tr>
 146  *    <td>GND</td>
 147  *    <td>GND</td>
 148  *    <td>6</td>
 149  *   </tr>
 150  *  </table>
 151  *
 152  *  <b><sup>1</sup></b> When PDI_VIA_HARDWARE_USART is set, the AVR's Tx and Rx become the DATA line when connected together
 153  *                      via a pair of 300 ohm resistors, and the AVR's XCK pin becomes CLOCK.
 154  *
 155  *  \section SSec_Options Project Options
 156  *
 157  *  The following defines can be found in this demo, which can control the demo behaviour when defined, or changed in value.
 158  *
 159  *  <table>
 160  *   <tr>
 161  *    <td><b>Define Name:</b></td>
 162  *    <td><b>Location:</b></td>
 163  *    <td><b>Description:</b></td>
 164  *   </tr>
 165  *   <tr>
 166  *    <td>RESET_LINE_PORT</td>
 167  *    <td>Makefile CDEFS</td>
 168  *    <td>PORT register for the programmer's target RESET line. <i>Ignored when compiled for the XPLAIN board.</i></td>
 169  *   </tr>
 170  *   <tr>
 171  *    <td>RESET_LINE_PIN</td>
 172  *    <td>Makefile CDEFS</td>
 173  *    <td>PIN register for the programmer's target RESET line. <i>Ignored when compiled for the XPLAIN board.</i></td>
 174  *   </tr>
 175  *   <tr>
 176  *    <td>RESET_LINE_DDR</td>
 177  *    <td>Makefile CDEFS</td>
 178  *    <td>DDR register for the programmer's target RESET line. <i>Ignored when compiled for the XPLAIN board.</i></td>
 179  *   </tr>
 180  *   <tr>
 181  *    <td>RESET_LINE_MASK</td>
 182  *    <td>Makefile CDEFS</td>
 183  *    <td>Mask for the programmer's target RESET line on the chosen port. <b>Must not be the AVR's /SS pin</b>, as the
 184  *        target pins are tri-stated when not in use, and low signals on the /SS pin will force SPI slave mode when the
 185  *        pin is configured as an input. When in PDI programming mode, this is the target clock pin.
 186  *        <i>Ignored when compiled for the XPLAIN board.</i></td>
 187  *   </tr>
 188  *   <tr>
 189  *    <td>VTARGET_ADC_CHANNEL</td>
 190  *    <td>Makefile CDEFS</td>
 191  *    <td>ADC channel number (on supported AVRs) to use for VTARGET level detection.</td>
 192  *   </tr>
 193  *   <tr>
 194  *    <td>ENABLE_ISP_PROTOCOL</td>
 195  *    <td>Makefile CDEFS</td>
 196  *    <td>Define to enable SPI programming protocol support. <i>Ignored when compiled for the XPLAIN board.</i></td>
 197  *   </tr>
 198  *   <tr>
 199  *    <td>ENABLE_PDI_PROTOCOL</td>
 200  *    <td>Makefile CDEFS</td>
 201  *    <td>Define to enable XMEGA PDI programming protocol support. <i>Ignored when compiled for the XPLAIN board.</i></td>
 202  *   </tr>
 203  *   <tr>
 204  *    <td>PDI_VIA_HARDWARE_USART</td>
 205  *    <td>Makefile CDEFS</td>
 206  *    <td>Define to force the PDI protocol (when enabled) to use the hardware USART instead of bit-banging to match the official
 207  *        AVRISP pinout. <i>Automatically set when compiled for the XPLAIN board.</i></td>
 208  *   </tr>
 209  *  </table>
 210  */