Split out NVM access code in the AVRISP project into a seperate NVMTarget.c source...
[pub/lufa.git] / Projects / AVRISP / Lib / NVMTarget.h
diff --git a/Projects/AVRISP/Lib/NVMTarget.h b/Projects/AVRISP/Lib/NVMTarget.h
new file mode 100644 (file)
index 0000000..5afb4c0
--- /dev/null
@@ -0,0 +1,90 @@
+/*\r
+             LUFA Library\r
+     Copyright (C) Dean Camera, 2009.\r
+              \r
+  dean [at] fourwalledcubicle [dot] com\r
+      www.fourwalledcubicle.com\r
+*/\r
+\r
+/*\r
+  Copyright 2009  Dean Camera (dean [at] fourwalledcubicle [dot] com)\r
+\r
+  Permission to use, copy, modify, and distribute this software\r
+  and its documentation for any purpose and without fee is hereby\r
+  granted, provided that the above copyright notice appear in all\r
+  copies and that both that the copyright notice and this\r
+  permission notice and warranty disclaimer appear in supporting\r
+  documentation, and that the name of the author not be used in\r
+  advertising or publicity pertaining to distribution of the\r
+  software without specific, written prior permission.\r
+\r
+  The author disclaim all warranties with regard to this\r
+  software, including all implied warranties of merchantability\r
+  and fitness.  In no event shall the author be liable for any\r
+  special, indirect or consequential damages or any damages\r
+  whatsoever resulting from loss of use, data or profits, whether\r
+  in an action of contract, negligence or other tortious action,\r
+  arising out of or in connection with the use or performance of\r
+  this software.\r
+*/\r
+\r
+/** \file\r
+ *\r
+ *  Header file for NVMTarget.c.\r
+ */\r
+\r
+#ifndef _NVM_TARGET_\r
+#define _NVM_TARGET_\r
+\r
+       /* Includes: */\r
+               #include <avr/io.h>\r
+               #include <avr/interrupt.h>\r
+               #include <stdbool.h>\r
+               \r
+               #include <LUFA/Common/Common.h>\r
+               \r
+               #include "PDIProtocol.h"\r
+               #include "PDITarget.h"\r
+       \r
+       /* Preprocessor Checks: */\r
+               #if ((BOARD == BOARD_XPLAIN) || (BOARD == BOARD_XPLAIN_REV1))\r
+                       #undef ENABLE_ISP_PROTOCOL\r
+                       \r
+                       #if !defined(ENABLE_PDI_PROTOCOL)\r
+                               #define ENABLE_PDI_PROTOCOL\r
+                       #endif\r
+               #endif\r
+\r
+       /* Defines: */\r
+               #define FLASH_BASE           0x00800000\r
+               #define EPPROM_BASE          0x008C0000\r
+               #define FUSE_BASE            0x008F0020\r
+               #define DATAMEM_BASE         0x01000000\r
+               #define PROD_SIGNATURE_BASE  0x008E0200\r
+               #define USER_SIGNATURE_BASE  0x008E0400\r
+               \r
+               #define NVM_REG_ADDR0        0x00\r
+               #define NVM_REG_ADDR1        0x01\r
+               #define NVM_REG_ADDR2        0x02\r
+               #define NVM_REG_DAT0         0x04\r
+               #define NVM_REG_DAT1         0x05\r
+               #define NVM_REG_DAT2         0x06\r
+               #define NVM_REG_CMD          0x0A\r
+               #define NVM_REG_CTRLA        0x0B\r
+               #define NVM_REG_CTRLB        0x0C\r
+               #define NVM_REG_INTCTRL      0x0D\r
+               #define NVM_REG_STATUS       0x0F\r
+               #define NVM_REG_LOCKBITS     0x10\r
+               \r
+               #define NVM_CMD_APPCRC       0x38\r
+               #define NVM_CMD_BOOTCRC      0x39\r
+               #define NVM_CMD_FLASHCRC     0x78\r
+               #define NVM_CMD_READUSERSIG  0x03\r
+                               \r
+       /* Function Prototypes: */\r
+               void NVMTarget_SendNVMRegAddress(uint8_t Register);\r
+               bool     NVMTarget_WaitWhileNVMBusBusy(void);\r
+               void     NVMTarget_WaitWhileNVMControllerBusy(void);\r
+               uint32_t NVMTarget_GetMemoryCRC(uint8_t MemoryCommand);\r
+\r
+#endif\r