When automatic PLL management mode is enabled on the U4 series AVR8 chips, the PLL...
authorDean Camera <dean@fourwalledcubicle.com>
Wed, 12 Oct 2011 02:27:22 +0000 (02:27 +0000)
committerDean Camera <dean@fourwalledcubicle.com>
Wed, 12 Oct 2011 02:27:22 +0000 (02:27 +0000)
commitc15eaa5dae5b8913d9401f0ad508494a6b66744a
tree63bdae6e1f3735ee05d662a6fb2efd51b59d5561
parent1a4a26271e32fba6e2430b7869ec4a8b4242e6e2
When automatic PLL management mode is enabled on the U4 series AVR8 chips, the PLL is now configured for 48MHz and not a divided 96MHz, to lower power consumption and to keep the system within the datasheet specs for 3.3V operation (thanks to Scott Vitale).
LUFA/Drivers/USB/Core/AVR8/USBController_AVR8.c
LUFA/ManPages/ChangeLog.txt